| To: | johnip@xxxxxxx |
|---|---|
| Subject: | Re: Tigon3 5701 PCI-X recv performance problem |
| From: | "David S. Miller" <davem@xxxxxxxxxx> |
| Date: | Tue, 11 Nov 2003 12:24:03 -0800 |
| Cc: | ak@xxxxxxx, netdev@xxxxxxxxxxx, jgarzik@xxxxxxxxx, jes@xxxxxxx |
| In-reply-to: | <3FB140E2.1070007@xxxxxxx> |
| References: | <3F844578.40306@xxxxxxx> <20031008101046.376abc3b.davem@xxxxxxxxxx> <3F8455BE.8080300@xxxxxxx> <20031008183742.GA24822@xxxxxxxxxxxxx> <20031008122223.1ba5ac79.davem@xxxxxxxxxx> <20031008202248.GA15611@xxxxxxxxxxxxxxxx> <3F8702FF.70500@xxxxxxx> <20031010192036.GA31727@xxxxxxxxxxxxx> <3F8802E6.5030601@xxxxxxx> <20031011131921.GC21763@xxxxxxxxxxxxx> <20031011105054.0e16a607.davem@xxxxxxxxxx> <3F8C290A.3010508@xxxxxxx> <20031014095323.71c8b9fe.davem@xxxxxxxxxx> <3FB03A56.7000709@xxxxxxx> <20031110182911.2c5a121b.davem@xxxxxxxxxx> <3FB140E2.1070007@xxxxxxx> |
| Sender: | netdev-bounce@xxxxxxxxxxx |
On Tue, 11 Nov 2003 14:04:50 -0600 John Partridge <johnip@xxxxxxx> wrote: > Is this OK ? I was not sure about the order should depends be beofre default > or > the other way round ? or does it matter ? I suspect it does. Why are you depending upon MCKINLEY? Don't all ia64 cpus give traps for unaligned memory accesses? That is what this CONFIG option tells the whole kernel. |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: Tigon3 5701 PCI-X recv performance problem, John Partridge |
|---|---|
| Next by Date: | Re: Tigon3 5701 PCI-X recv performance problem, David S. Miller |
| Previous by Thread: | Re: Tigon3 5701 PCI-X recv performance problem, John Partridge |
| Next by Thread: | Re: Tigon3 5701 PCI-X recv performance problem, John Partridge |
| Indexes: | [Date] [Thread] [Top] [All Lists] |