| To: | xerox@xxxxxxxxxx |
|---|---|
| Subject: | Re: Route cache performance under stress |
| From: | "David S. Miller" <davem@xxxxxxxxxx> |
| Date: | Sun, 08 Jun 2003 23:03:32 -0700 (PDT) |
| Cc: | sim@xxxxxxxxxxxxx, fw@xxxxxxxxxxxxx, netdev@xxxxxxxxxxx, linux-net@xxxxxxxxxxxxxxx |
| In-reply-to: | <001501c32e4b$35d67d60$4a00000a@badass> |
| References: | <20030608.224446.78724665.davem@xxxxxxxxxx> <001501c32e4b$35d67d60$4a00000a@badass> |
| Sender: | netdev-bounce@xxxxxxxxxxx |
From: "CIT/Paul" <xerox@xxxxxxxxxx> Date: Mon, 9 Jun 2003 01:51:45 -0400 I'd love to test this out.. If it could do full gigabit line rate with random ips that would be soooooooo nice :> It isn't impossible with the current design, that I am quire sure of. Here is a simple idea, make the routing cache miss case steal an entry sitting at the end of the hash chain this new one will map to. It only steals entries which have not been recently used. The big problem area on SMP is fib_validate_source. I'm sure some clear thinking can wipe that off the profiles too. |
| Previous by Date: | Re: Route cache performance under stress, David S. Miller |
|---|---|
| Next by Date: | Re: Route cache performance under stress, David S. Miller |
| Previous by Thread: | RE: Route cache performance under stress, CIT/Paul |
| Next by Thread: | Re: Route cache performance under stress, Simon Kirby |
| Indexes: | [Date] [Thread] [Top] [All Lists] |