| To: | Steve Modica <modica@xxxxxxx> |
|---|---|
| Subject: | Re: Tigon3 5701 PCI-X recv performance problem |
| From: | Andi Kleen <ak@xxxxxxx> |
| Date: | Wed, 8 Oct 2003 20:37:42 +0200 |
| Cc: | "David S. Miller" <davem@xxxxxxxxxx>, johnip@xxxxxxx, netdev@xxxxxxxxxxx, jgarzik@xxxxxxxxx, jes@xxxxxxx |
| In-reply-to: | <3F8455BE.8080300@sgi.com> |
| References: | <3F844578.40306@sgi.com> <20031008101046.376abc3b.davem@redhat.com> <3F8455BE.8080300@sgi.com> |
| Sender: | netdev-bounce@xxxxxxxxxxx |
> The problem is that on the Altix platform they have to deal with unaligned > accesses via an exception handler. This causes them to run through > hundreds of instructions. There's evidntally another mechanism in the cpu > that's more efficient in daling with unaligned accesses, but we can't use > that for some reason (atomicity I think, but I don't recall). Atomicity should not be needed to access a private skb. Maybe you didn't want to change the core stack to use the unaligned access mechanism? In that case it may be better to fix the stack with some macro that expands to the unaligned access on IA64 and a normal load on other architectures. -Andi |
| Previous by Date: | Re: [PATCH] Implementation for IPv6 MIB:ipv6AddressTable, Shirley Ma |
|---|---|
| Next by Date: | Re: Tigon3 5701 PCI-X recv performance problem, John Partridge |
| Previous by Thread: | Re: Tigon3 5701 PCI-X recv performance problem, David S. Miller |
| Next by Thread: | Re: Tigon3 5701 PCI-X recv performance problem, David S. Miller |
| Indexes: | [Date] [Thread] [Top] [All Lists] |