![[BACK]](/icons/back.gif){kind=icon}
Return to regs-udc.h CVS log ![[TXT]](/icons/text.gif){kind=icon}
![[DIR]](/icons/dir.gif){kind=icon}
Up to [Development] / linux-2.6-xfs / include / asm-arm / plat-s3c24xx|
Return to regs-udc.h CVS log | Up to [Development] / linux-2.6-xfs / include / asm-arm / plat-s3c24xx |
| File: [Development] / linux-2.6-xfs / include / asm-arm / plat-s3c24xx / regs-udc.h (download)
Revision 1.1, Wed Sep 12 17:09:56 2007 UTC (10 years, 1 month ago) by tes.longdrop.melbourne.sgi.com
Update 2.6.x-xfs to 2.6.23-rc4. Also update fs/xfs with external mainline changes. There were 12 such missing commits that I detected: -------- commit ad690ef9e690f6c31f7d310b09ef1314bcec9033 Author: Al Viro <viro@ftp.linux.org.uk> xfs ioctl __user annotations commit 20c2df83d25c6a95affe6157a4c9cac4cf5ffaac Author: Paul Mundt <lethal@linux-sh.org> mm: Remove slab destructors from kmem_cache_create(). commit d0217ac04ca6591841e5665f518e38064f4e65bd Author: Nick Piggin <npiggin@suse.de> mm: fault feedback #1 commit 54cb8821de07f2ffcd28c380ce9b93d5784b40d7 Author: Nick Piggin <npiggin@suse.de> mm: merge populate and nopage into fault (fixes nonlinear) commit d00806b183152af6d24f46f0c33f14162ca1262a Author: Nick Piggin <npiggin@suse.de> mm: fix fault vs invalidate race for linear mappings commit a569425512253992cc64ebf8b6d00a62f986db3e Author: Christoph Hellwig <hch@infradead.org> knfsd: exportfs: add exportfs.h header commit 831441862956fffa17b9801db37e6ea1650b0f69 Author: Rafael J. Wysocki <rjw@sisk.pl> Freezer: make kernel threads nonfreezable by default commit 8e1f936b73150f5095448a0fee6d4f30a1f9001d Author: Rusty Russell <rusty@rustcorp.com.au> mm: clean up and kernelify shrinker registration commit 5ffc4ef45b3b0a57872f631b4e4ceb8ace0d7496 Author: Jens Axboe <jens.axboe@oracle.com> sendfile: remove .sendfile from filesystems that use generic_file_sendfile() commit 8bb7844286fb8c9fce6f65d8288aeb09d03a5e0d Author: Rafael J. Wysocki <rjw@sisk.pl> Add suspend-related notifications for CPU hotplug commit 59c51591a0ac7568824f541f57de967e88adaa07 Author: Michael Opdenacker <michael@free-electrons.com> Fix occurrences of "the the " commit 0ceb331433e8aad9c5f441a965d7c681f8b9046f Author: Dmitriy Monakhov <dmonakhov@openvz.org> mm: move common segment checks to separate helper function -------- Merge of 2.6.x-xfs-melb:linux:29656b by kenmcd. |
/* linux/include/asm-arm/arch-s3c2410/regs-udc.h * * Copyright (C) 2004 Herbert Poetzl <herbert@13thfloor.at> * * This include file is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public License as * published by the Free Software Foundation; either version 2 of * the License, or (at your option) any later version. */ #ifndef __ASM_ARCH_REGS_UDC_H #define __ASM_ARCH_REGS_UDC_H #define S3C2410_USBDREG(x) (x) #define S3C2410_UDC_FUNC_ADDR_REG S3C2410_USBDREG(0x0140) #define S3C2410_UDC_PWR_REG S3C2410_USBDREG(0x0144) #define S3C2410_UDC_EP_INT_REG S3C2410_USBDREG(0x0148) #define S3C2410_UDC_USB_INT_REG S3C2410_USBDREG(0x0158) #define S3C2410_UDC_EP_INT_EN_REG S3C2410_USBDREG(0x015c) #define S3C2410_UDC_USB_INT_EN_REG S3C2410_USBDREG(0x016c) #define S3C2410_UDC_FRAME_NUM1_REG S3C2410_USBDREG(0x0170) #define S3C2410_UDC_FRAME_NUM2_REG S3C2410_USBDREG(0x0174) #define S3C2410_UDC_EP0_FIFO_REG S3C2410_USBDREG(0x01c0) #define S3C2410_UDC_EP1_FIFO_REG S3C2410_USBDREG(0x01c4) #define S3C2410_UDC_EP2_FIFO_REG S3C2410_USBDREG(0x01c8) #define S3C2410_UDC_EP3_FIFO_REG S3C2410_USBDREG(0x01cc) #define S3C2410_UDC_EP4_FIFO_REG S3C2410_USBDREG(0x01d0) #define S3C2410_UDC_EP1_DMA_CON S3C2410_USBDREG(0x0200) #define S3C2410_UDC_EP1_DMA_UNIT S3C2410_USBDREG(0x0204) #define S3C2410_UDC_EP1_DMA_FIFO S3C2410_USBDREG(0x0208) #define S3C2410_UDC_EP1_DMA_TTC_L S3C2410_USBDREG(0x020c) #define S3C2410_UDC_EP1_DMA_TTC_M S3C2410_USBDREG(0x0210) #define S3C2410_UDC_EP1_DMA_TTC_H S3C2410_USBDREG(0x0214) #define S3C2410_UDC_EP2_DMA_CON S3C2410_USBDREG(0x0218) #define S3C2410_UDC_EP2_DMA_UNIT S3C2410_USBDREG(0x021c) #define S3C2410_UDC_EP2_DMA_FIFO S3C2410_USBDREG(0x0220) #define S3C2410_UDC_EP2_DMA_TTC_L S3C2410_USBDREG(0x0224) #define S3C2410_UDC_EP2_DMA_TTC_M S3C2410_USBDREG(0x0228) #define S3C2410_UDC_EP2_DMA_TTC_H S3C2410_USBDREG(0x022c) #define S3C2410_UDC_EP3_DMA_CON S3C2410_USBDREG(0x0240) #define S3C2410_UDC_EP3_DMA_UNIT S3C2410_USBDREG(0x0244) #define S3C2410_UDC_EP3_DMA_FIFO S3C2410_USBDREG(0x0248) #define S3C2410_UDC_EP3_DMA_TTC_L S3C2410_USBDREG(0x024c) #define S3C2410_UDC_EP3_DMA_TTC_M S3C2410_USBDREG(0x0250) #define S3C2410_UDC_EP3_DMA_TTC_H S3C2410_USBDREG(0x0254) #define S3C2410_UDC_EP4_DMA_CON S3C2410_USBDREG(0x0258) #define S3C2410_UDC_EP4_DMA_UNIT S3C2410_USBDREG(0x025c) #define S3C2410_UDC_EP4_DMA_FIFO S3C2410_USBDREG(0x0260) #define S3C2410_UDC_EP4_DMA_TTC_L S3C2410_USBDREG(0x0264) #define S3C2410_UDC_EP4_DMA_TTC_M S3C2410_USBDREG(0x0268) #define S3C2410_UDC_EP4_DMA_TTC_H S3C2410_USBDREG(0x026c) #define S3C2410_UDC_INDEX_REG S3C2410_USBDREG(0x0178) /* indexed registers */ #define S3C2410_UDC_MAXP_REG S3C2410_USBDREG(0x0180) #define S3C2410_UDC_EP0_CSR_REG S3C2410_USBDREG(0x0184) #define S3C2410_UDC_IN_CSR1_REG S3C2410_USBDREG(0x0184) #define S3C2410_UDC_IN_CSR2_REG S3C2410_USBDREG(0x0188) #define S3C2410_UDC_OUT_CSR1_REG S3C2410_USBDREG(0x0190) #define S3C2410_UDC_OUT_CSR2_REG S3C2410_USBDREG(0x0194) #define S3C2410_UDC_OUT_FIFO_CNT1_REG S3C2410_USBDREG(0x0198) #define S3C2410_UDC_OUT_FIFO_CNT2_REG S3C2410_USBDREG(0x019c) #define S3C2410_UDC_FUNCADDR_UPDATE (1<<7) #define S3C2410_UDC_PWR_ISOUP (1<<7) // R/W #define S3C2410_UDC_PWR_RESET (1<<3) // R #define S3C2410_UDC_PWR_RESUME (1<<2) // R/W #define S3C2410_UDC_PWR_SUSPEND (1<<1) // R #define S3C2410_UDC_PWR_ENSUSPEND (1<<0) // R/W #define S3C2410_UDC_PWR_DEFAULT 0x00 #define S3C2410_UDC_INT_EP4 (1<<4) // R/W (clear only) #define S3C2410_UDC_INT_EP3 (1<<3) // R/W (clear only) #define S3C2410_UDC_INT_EP2 (1<<2) // R/W (clear only) #define S3C2410_UDC_INT_EP1 (1<<1) // R/W (clear only) #define S3C2410_UDC_INT_EP0 (1<<0) // R/W (clear only) #define S3C2410_UDC_USBINT_RESET (1<<2) // R/W (clear only) #define S3C2410_UDC_USBINT_RESUME (1<<1) // R/W (clear only) #define S3C2410_UDC_USBINT_SUSPEND (1<<0) // R/W (clear only) #define S3C2410_UDC_INTE_EP4 (1<<4) // R/W #define S3C2410_UDC_INTE_EP3 (1<<3) // R/W #define S3C2410_UDC_INTE_EP2 (1<<2) // R/W #define S3C2410_UDC_INTE_EP1 (1<<1) // R/W #define S3C2410_UDC_INTE_EP0 (1<<0) // R/W #define S3C2410_UDC_USBINTE_RESET (1<<2) // R/W #define S3C2410_UDC_USBINTE_SUSPEND (1<<0) // R/W #define S3C2410_UDC_INDEX_EP0 (0x00) #define S3C2410_UDC_INDEX_EP1 (0x01) // ?? #define S3C2410_UDC_INDEX_EP2 (0x02) // ?? #define S3C2410_UDC_INDEX_EP3 (0x03) // ?? #define S3C2410_UDC_INDEX_EP4 (0x04) // ?? #define S3C2410_UDC_ICSR1_CLRDT (1<<6) // R/W #define S3C2410_UDC_ICSR1_SENTSTL (1<<5) // R/W (clear only) #define S3C2410_UDC_ICSR1_SENDSTL (1<<4) // R/W #define S3C2410_UDC_ICSR1_FFLUSH (1<<3) // W (set only) #define S3C2410_UDC_ICSR1_UNDRUN (1<<2) // R/W (clear only) #define S3C2410_UDC_ICSR1_PKTRDY (1<<0) // R/W (set only) #define S3C2410_UDC_ICSR2_AUTOSET (1<<7) // R/W #define S3C2410_UDC_ICSR2_ISO (1<<6) // R/W #define S3C2410_UDC_ICSR2_MODEIN (1<<5) // R/W #define S3C2410_UDC_ICSR2_DMAIEN (1<<4) // R/W #define S3C2410_UDC_OCSR1_CLRDT (1<<7) // R/W #define S3C2410_UDC_OCSR1_SENTSTL (1<<6) // R/W (clear only) #define S3C2410_UDC_OCSR1_SENDSTL (1<<5) // R/W #define S3C2410_UDC_OCSR1_FFLUSH (1<<4) // R/W #define S3C2410_UDC_OCSR1_DERROR (1<<3) // R #define S3C2410_UDC_OCSR1_OVRRUN (1<<2) // R/W (clear only) #define S3C2410_UDC_OCSR1_PKTRDY (1<<0) // R/W (clear only) #define S3C2410_UDC_OCSR2_AUTOCLR (1<<7) // R/W #define S3C2410_UDC_OCSR2_ISO (1<<6) // R/W #define S3C2410_UDC_OCSR2_DMAIEN (1<<5) // R/W #define S3C2410_UDC_EP0_CSR_OPKRDY (1<<0) #define S3C2410_UDC_EP0_CSR_IPKRDY (1<<1) #define S3C2410_UDC_EP0_CSR_SENTSTL (1<<2) #define S3C2410_UDC_EP0_CSR_DE (1<<3) #define S3C2410_UDC_EP0_CSR_SE (1<<4) #define S3C2410_UDC_EP0_CSR_SENDSTL (1<<5) #define S3C2410_UDC_EP0_CSR_SOPKTRDY (1<<6) #define S3C2410_UDC_EP0_CSR_SSE (1<<7) #define S3C2410_UDC_MAXP_8 (1<<0) #define S3C2410_UDC_MAXP_16 (1<<1) #define S3C2410_UDC_MAXP_32 (1<<2) #define S3C2410_UDC_MAXP_64 (1<<3) #endif