![[BACK]](/icons/back.gif){kind=icon}
Return to regs-mem.h CVS log ![[TXT]](/icons/text.gif){kind=icon}
![[DIR]](/icons/dir.gif){kind=icon}
Up to [Development] / linux-2.6-xfs / include / asm-arm / arch-s3c2410|
Return to regs-mem.h CVS log | Up to [Development] / linux-2.6-xfs / include / asm-arm / arch-s3c2410 |
| File: [Development] / linux-2.6-xfs / include / asm-arm / arch-s3c2410 / Attic / regs-mem.h (download)
Revision 1.15, Wed Sep 12 17:09:56 2007 UTC (10 years, 1 month ago) by tes.longdrop.melbourne.sgi.com
Update 2.6.x-xfs to 2.6.23-rc4. Also update fs/xfs with external mainline changes. There were 12 such missing commits that I detected: -------- commit ad690ef9e690f6c31f7d310b09ef1314bcec9033 Author: Al Viro <viro@ftp.linux.org.uk> xfs ioctl __user annotations commit 20c2df83d25c6a95affe6157a4c9cac4cf5ffaac Author: Paul Mundt <lethal@linux-sh.org> mm: Remove slab destructors from kmem_cache_create(). commit d0217ac04ca6591841e5665f518e38064f4e65bd Author: Nick Piggin <npiggin@suse.de> mm: fault feedback #1 commit 54cb8821de07f2ffcd28c380ce9b93d5784b40d7 Author: Nick Piggin <npiggin@suse.de> mm: merge populate and nopage into fault (fixes nonlinear) commit d00806b183152af6d24f46f0c33f14162ca1262a Author: Nick Piggin <npiggin@suse.de> mm: fix fault vs invalidate race for linear mappings commit a569425512253992cc64ebf8b6d00a62f986db3e Author: Christoph Hellwig <hch@infradead.org> knfsd: exportfs: add exportfs.h header commit 831441862956fffa17b9801db37e6ea1650b0f69 Author: Rafael J. Wysocki <rjw@sisk.pl> Freezer: make kernel threads nonfreezable by default commit 8e1f936b73150f5095448a0fee6d4f30a1f9001d Author: Rusty Russell <rusty@rustcorp.com.au> mm: clean up and kernelify shrinker registration commit 5ffc4ef45b3b0a57872f631b4e4ceb8ace0d7496 Author: Jens Axboe <jens.axboe@oracle.com> sendfile: remove .sendfile from filesystems that use generic_file_sendfile() commit 8bb7844286fb8c9fce6f65d8288aeb09d03a5e0d Author: Rafael J. Wysocki <rjw@sisk.pl> Add suspend-related notifications for CPU hotplug commit 59c51591a0ac7568824f541f57de967e88adaa07 Author: Michael Opdenacker <michael@free-electrons.com> Fix occurrences of "the the " commit 0ceb331433e8aad9c5f441a965d7c681f8b9046f Author: Dmitriy Monakhov <dmonakhov@openvz.org> mm: move common segment checks to separate helper function -------- Merge of 2.6.x-xfs-melb:linux:29656b by kenmcd. |
/* linux/include/asm-arm/arch-s3c2410/regs-mem.h * * Copyright (c) 2004 Simtec Electronics <linux@simtec.co.uk> * http://www.simtec.co.uk/products/SWLINUX/ * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. * * S3C2410 Memory Control register definitions */ #ifndef __ASM_ARM_MEMREGS_H #define __ASM_ARM_MEMREGS_H "$Id: regs-mem.h,v 1.15 2007/09/12 17:09:56 tes.longdrop.melbourne.sgi.com Exp $" #ifndef S3C2410_MEMREG #define S3C2410_MEMREG(x) (S3C24XX_VA_MEMCTRL + (x)) #endif /* bus width, and wait state control */ #define S3C2410_BWSCON S3C2410_MEMREG(0x0000) /* bank zero config - note, pinstrapped from OM pins! */ #define S3C2410_BWSCON_DW0_16 (1<<1) #define S3C2410_BWSCON_DW0_32 (2<<1) /* bank one configs */ #define S3C2410_BWSCON_DW1_8 (0<<4) #define S3C2410_BWSCON_DW1_16 (1<<4) #define S3C2410_BWSCON_DW1_32 (2<<4) #define S3C2410_BWSCON_WS1 (1<<6) #define S3C2410_BWSCON_ST1 (1<<7) /* bank 2 configurations */ #define S3C2410_BWSCON_DW2_8 (0<<8) #define S3C2410_BWSCON_DW2_16 (1<<8) #define S3C2410_BWSCON_DW2_32 (2<<8) #define S3C2410_BWSCON_WS2 (1<<10) #define S3C2410_BWSCON_ST2 (1<<11) /* bank 3 configurations */ #define S3C2410_BWSCON_DW3_8 (0<<12) #define S3C2410_BWSCON_DW3_16 (1<<12) #define S3C2410_BWSCON_DW3_32 (2<<12) #define S3C2410_BWSCON_WS3 (1<<14) #define S3C2410_BWSCON_ST3 (1<<15) /* bank 4 configurations */ #define S3C2410_BWSCON_DW4_8 (0<<16) #define S3C2410_BWSCON_DW4_16 (1<<16) #define S3C2410_BWSCON_DW4_32 (2<<16) #define S3C2410_BWSCON_WS4 (1<<18) #define S3C2410_BWSCON_ST4 (1<<19) /* bank 5 configurations */ #define S3C2410_BWSCON_DW5_8 (0<<20) #define S3C2410_BWSCON_DW5_16 (1<<20) #define S3C2410_BWSCON_DW5_32 (2<<20) #define S3C2410_BWSCON_WS5 (1<<22) #define S3C2410_BWSCON_ST5 (1<<23) /* bank 6 configurations */ #define S3C2410_BWSCON_DW6_8 (0<<24) #define S3C2410_BWSCON_DW6_16 (1<<24) #define S3C2410_BWSCON_DW6_32 (2<<24) #define S3C2410_BWSCON_WS6 (1<<26) #define S3C2410_BWSCON_ST6 (1<<27) /* bank 7 configurations */ #define S3C2410_BWSCON_DW7_8 (0<<28) #define S3C2410_BWSCON_DW7_16 (1<<28) #define S3C2410_BWSCON_DW7_32 (2<<28) #define S3C2410_BWSCON_WS7 (1<<30) #define S3C2410_BWSCON_ST7 (1<<31) /* memory set (rom, ram) */ #define S3C2410_BANKCON0 S3C2410_MEMREG(0x0004) #define S3C2410_BANKCON1 S3C2410_MEMREG(0x0008) #define S3C2410_BANKCON2 S3C2410_MEMREG(0x000C) #define S3C2410_BANKCON3 S3C2410_MEMREG(0x0010) #define S3C2410_BANKCON4 S3C2410_MEMREG(0x0014) #define S3C2410_BANKCON5 S3C2410_MEMREG(0x0018) #define S3C2410_BANKCON6 S3C2410_MEMREG(0x001C) #define S3C2410_BANKCON7 S3C2410_MEMREG(0x0020) /* bank configuration registers */ #define S3C2410_BANKCON_PMCnorm (0x00) #define S3C2410_BANKCON_PMC4 (0x01) #define S3C2410_BANKCON_PMC8 (0x02) #define S3C2410_BANKCON_PMC16 (0x03) /* bank configurations for banks 0..7, note banks * 6 and 7 have differnt configurations depending on * the memory type bits */ #define S3C2410_BANKCON_Tacp2 (0x0 << 2) #define S3C2410_BANKCON_Tacp3 (0x1 << 2) #define S3C2410_BANKCON_Tacp4 (0x2 << 2) #define S3C2410_BANKCON_Tacp6 (0x3 << 2) #define S3C2410_BANKCON_Tcah0 (0x0 << 4) #define S3C2410_BANKCON_Tcah1 (0x1 << 4) #define S3C2410_BANKCON_Tcah2 (0x2 << 4) #define S3C2410_BANKCON_Tcah4 (0x3 << 4) #define S3C2410_BANKCON_Tcoh0 (0x0 << 6) #define S3C2410_BANKCON_Tcoh1 (0x1 << 6) #define S3C2410_BANKCON_Tcoh2 (0x2 << 6) #define S3C2410_BANKCON_Tcoh4 (0x3 << 6) #define S3C2410_BANKCON_Tacc1 (0x0 << 8) #define S3C2410_BANKCON_Tacc2 (0x1 << 8) #define S3C2410_BANKCON_Tacc3 (0x2 << 8) #define S3C2410_BANKCON_Tacc4 (0x3 << 8) #define S3C2410_BANKCON_Tacc6 (0x4 << 8) #define S3C2410_BANKCON_Tacc8 (0x5 << 8) #define S3C2410_BANKCON_Tacc10 (0x6 << 8) #define S3C2410_BANKCON_Tacc14 (0x7 << 8) #define S3C2410_BANKCON_Tcos0 (0x0 << 11) #define S3C2410_BANKCON_Tcos1 (0x1 << 11) #define S3C2410_BANKCON_Tcos2 (0x2 << 11) #define S3C2410_BANKCON_Tcos4 (0x3 << 11) #define S3C2410_BANKCON_Tacs0 (0x0 << 13) #define S3C2410_BANKCON_Tacs1 (0x1 << 13) #define S3C2410_BANKCON_Tacs2 (0x2 << 13) #define S3C2410_BANKCON_Tacs4 (0x3 << 13) #define S3C2410_BANKCON_SRAM (0x0 << 15) #define S3C2400_BANKCON_EDODRAM (0x2 << 15) #define S3C2410_BANKCON_SDRAM (0x3 << 15) /* next bits only for EDO DRAM in 6,7 */ #define S3C2400_BANKCON_EDO_Trcd1 (0x00 << 4) #define S3C2400_BANKCON_EDO_Trcd2 (0x01 << 4) #define S3C2400_BANKCON_EDO_Trcd3 (0x02 << 4) #define S3C2400_BANKCON_EDO_Trcd4 (0x03 << 4) /* CAS pulse width */ #define S3C2400_BANKCON_EDO_PULSE1 (0x00 << 3) #define S3C2400_BANKCON_EDO_PULSE2 (0x01 << 3) /* CAS pre-charge */ #define S3C2400_BANKCON_EDO_TCP1 (0x00 << 2) #define S3C2400_BANKCON_EDO_TCP2 (0x01 << 2) /* control column address select */ #define S3C2400_BANKCON_EDO_SCANb8 (0x00 << 0) #define S3C2400_BANKCON_EDO_SCANb9 (0x01 << 0) #define S3C2400_BANKCON_EDO_SCANb10 (0x02 << 0) #define S3C2400_BANKCON_EDO_SCANb11 (0x03 << 0) /* next bits only for SDRAM in 6,7 */ #define S3C2410_BANKCON_Trcd2 (0x00 << 2) #define S3C2410_BANKCON_Trcd3 (0x01 << 2) #define S3C2410_BANKCON_Trcd4 (0x02 << 2) /* control column address select */ #define S3C2410_BANKCON_SCANb8 (0x00 << 0) #define S3C2410_BANKCON_SCANb9 (0x01 << 0) #define S3C2410_BANKCON_SCANb10 (0x02 << 0) #define S3C2410_REFRESH S3C2410_MEMREG(0x0024) #define S3C2410_BANKSIZE S3C2410_MEMREG(0x0028) #define S3C2410_MRSRB6 S3C2410_MEMREG(0x002C) #define S3C2410_MRSRB7 S3C2410_MEMREG(0x0030) /* refresh control */ #define S3C2410_REFRESH_REFEN (1<<23) #define S3C2410_REFRESH_SELF (1<<22) #define S3C2410_REFRESH_REFCOUNTER ((1<<11)-1) #define S3C2410_REFRESH_TRP_MASK (3<<20) #define S3C2410_REFRESH_TRP_2clk (0<<20) #define S3C2410_REFRESH_TRP_3clk (1<<20) #define S3C2410_REFRESH_TRP_4clk (2<<20) #define S3C2400_REFRESH_DRAM_TRP_MASK (3<<20) #define S3C2400_REFRESH_DRAM_TRP_1_5clk (0<<20) #define S3C2400_REFRESH_DRAM_TRP_2_5clk (1<<20) #define S3C2400_REFRESH_DRAM_TRP_3_5clk (2<<20) #define S3C2400_REFRESH_DRAM_TRP_4_5clk (3<<20) #define S3C2410_REFRESH_TSRC_MASK (3<<18) #define S3C2410_REFRESH_TSRC_4clk (0<<18) #define S3C2410_REFRESH_TSRC_5clk (1<<18) #define S3C2410_REFRESH_TSRC_6clk (2<<18) #define S3C2410_REFRESH_TSRC_7clk (3<<18) /* mode select register(s) */ #define S3C2410_MRSRB_CL1 (0x00 << 4) #define S3C2410_MRSRB_CL2 (0x02 << 4) #define S3C2410_MRSRB_CL3 (0x03 << 4) /* bank size register */ #define S3C2410_BANKSIZE_128M (0x2 << 0) #define S3C2410_BANKSIZE_64M (0x1 << 0) #define S3C2410_BANKSIZE_32M (0x0 << 0) #define S3C2410_BANKSIZE_16M (0x7 << 0) #define S3C2410_BANKSIZE_8M (0x6 << 0) #define S3C2410_BANKSIZE_4M (0x5 << 0) #define S3C2410_BANKSIZE_2M (0x4 << 0) #define S3C2410_BANKSIZE_MASK (0x7 << 0) #define S3C2400_BANKSIZE_MASK (0x4 << 0) #define S3C2410_BANKSIZE_SCLK_EN (1<<4) #define S3C2410_BANKSIZE_SCKE_EN (1<<5) #define S3C2410_BANKSIZE_BURST (1<<7) #endif /* __ASM_ARM_MEMREGS_H */