On Sat, 30 Oct 2004 13:35:50 -0700
Eugene Surovegin <ebs@xxxxxxxxxxx> wrote:
> On Fri, Oct 29, 2004 at 06:06:52PM +0400, Evgeniy Polyakov wrote:
> > If we have a hardware accelerator chip, than we _already_ have improvements
> > with even the worst async crypto layer, since software and hardware
> > will work in parrallel.
> This is not true.
> For example, if chip request setup and PCI transfer takes more than
> just using sw implementation. This is reality for AES and short
You have dataflow of packets, if invoce expenses take less time
then you will win.
More than 1kbyte of data to be encrypted already beats time
need for software encryption on 266 mhz.
What hardware requires PCI transfer that will take more time
than it's encryption?
And what about asynchronous crypto?
Kernel currently even can not generate RSA keys, although
necessity of such feature is under the question.
Only failure makes us experts. -- Theo de Raadt