[Top] [All Lists]

RE: The ultimate TOE design

To: "'Lennert Buytenhek'" <buytenh@xxxxxxxxxxxxxx>
Subject: RE: The ultimate TOE design
From: "Leonid Grossman" <leonid.grossman@xxxxxxxx>
Date: Fri, 24 Sep 2004 06:21:35 -0700
Cc: "'David S. Miller'" <davem@xxxxxxxxxxxxx>, "'Jeff Garzik'" <jgarzik@xxxxxxxxx>, <alan@xxxxxxxxxxxxxxxxxxx>, <paul@xxxxxxxx>, <netdev@xxxxxxxxxxx>, <linux-kernel@xxxxxxxxxxxxxxx>
In-reply-to: <20040924130738.GB24093@xxxxxxxxxxxxxxxxx>
Sender: netdev-bounce@xxxxxxxxxxx
Thread-index: AcSiN3ouJCXNcKFtTaC0s3q11RKVmAAATZSA

> -----Original Message-----
> From: Lennert Buytenhek [mailto:buytenh@xxxxxxxxxxxxxx] 
> Sent: Friday, September 24, 2004 6:08 AM
> To: Leonid Grossman
> Cc: 'David S. Miller'; 'Jeff Garzik'; 
> alan@xxxxxxxxxxxxxxxxxxx; paul@xxxxxxxx; netdev@xxxxxxxxxxx; 
> linux-kernel@xxxxxxxxxxxxxxx
> Subject: Re: The ultimate TOE design
> On Wed, Sep 15, 2004 at 04:29:45PM -0700, Leonid Grossman wrote:
> > And at 10GbE, embedded CPUs just don't cut it - it has to be custom 
> > ASIC (granted, with some means to simplify debugging and reduce the 
> > risk of hw bugs and TCP changes).
> Intel's IXP2800 can do 10GbE.

Hi Lennert,
I was referring to the server side. 
One can certanly build a 10GbE box based on IPX2800 (or some other parts),
but at 17-25W it is not usable in NICs since the entire PCI card budget is
less than that - nothing left for 10GbE PHY, memory, etc.

> --L

<Prev in Thread] Current Thread [Next in Thread>